



JAPANESE PATENT OFFICE

## PATENT ABSTRACTS OF JAPAN

(11)Publication number: 09152628 ✓

(43)Date of publication of application: 10.06.1997

(51)Int.Cl.

G02F 1/136  
G02F 1/1333

(21)Application number: 08247933

(71)Applicant:

SHARP CORP

(22)Date of filing: 19.09.1996

(72)Inventor:

TANAKA SHINYA  
BAN ATSUSHI  
SHIMADA NAOYUKI  
KATAYAMA MIKIO

(30)Priority


Priority number: 07249977 Priority date: 27.09.1995 Priority country: JP

(54) ACTIVE MATRIX SUBSTRATE AND DISPLAY DEVICE HAVING THE SAME

(57)Abstract:

PROBLEM TO BE SOLVED: To make it possible to lessen the change in characteristics according to the lapse of the energize time of TFTs and to provide a longer life.

SOLUTION: Plural gate wirings and plural source wirings are intersected with each other and are formed on a substrate 10. Pixel electrodes 6 formed in a matrix form are controlled by the TFTs 2 disposed near the intersected parts. Interlayer insulating films 17 are formed on a substrate 10 so as to cover the TFTs 2, the gate wirings and the source wirings and the pixel electrodes 6 are formed on these interlayer insulating films 17 and are connected to drain electrodes 15b of the TFTs 2 via contact holes penetrating the interlayer insulating films 17. In addition, the pixel electrodes 6 partly cover the surfaces of the channel regions in the semiconductor layers 13 of the TFTs 2.





Japanese Laid-Open Patent Publication No. 9-152628/1997

(Tokukaihei 9-152628)      (Published on June 10, 1997)

(A) Relevance to claim

The following is inventors' comments and a translation of selected passages of the prior art document generally related to the present invention.

(B) The inventors' comments and the translation of the relevant passage.

[Inventors' Comments]

The prior art discloses an overall film structure and a manufacturing method which are used in the present invention: for example, a pixel electrode is disposed further up in layers by interposing an interlayer insulating film. However, as to the capacitance of a signal line, its disclosures does not go further than the capacitances of a signal line and between pixels are reduced in view of the thickness and dielectric constant of an interlayer insulating film.

The present invention has its feature in the reduction of the electrostatic capacitance of a signal line by disposing a supplementary capacitor wire. In an embodiment, based on



a combination of this structure and a prior art, a method of forming a new layer structure for a supplementary capacitor without additional steps is disclosed.

[Relevant Passages Selected from the Prior Art Document]

[0005] The electrode 6 is connected to a drain electrode 15b of a TFT 2 through a contact hole 7 formed through an interlayer insulating film 17.

[0006] In the active matrix substrate arranged in this manner, the interlayer insulating film 17 is interposed between the gate wire and source wire and the pixel electrode 6. The structure renders it possible to dispose the pixel electrode so as to overlap both the gate wire and the source wire. This enables improvements on the aperture ratio and shielding of an electric field caused by the aforementioned wires.

[0026] ... Figure 3 is a cross-sectional view along line A-A' of Figure 1.


[0030] The interlayer insulating film 17 and the pixel electrode 6 are formed in this order on the substrate arranged in this manner. The interlayer insulating film



polyimide for example. The pixel electrode 6 is made from a transparent semiconductor layer. The pixel electrode 6 is connected to the drain electrode 15b of the TFT 2 through the contact hole 7 that is formed through the interlayer insulating film 17, and formed so as to cover the TFT 2 and to at least partially overlap both the source wire 5 and the gate wire 3 along the edge of the pixel electrode.

[0031] For these reasons, in this active matrix substrate, an pixel electrode 6 constituted by a transparent conducting layer is electrically connected via a contact hole 7 provided through an interlayer insulating film 17 to a transparent conducting film 16' electrically connected to the drain electrode 15b of a TFT 2, and also serves to cover the channel area of the TFT 2. In this structure, all liquid crystal molecules can be aligned at the top of and around the TFT 2, successfully improving on the aperture ratio.

[0049] An organic material has a low dielectric constant than an inorganic material, and therefore is capable of reducing the capacitance that develops between opposing conducting layers, such as electrodes and wires, across an





is readily fabricated into a thick film by spin coating or other similar coating techniques. So as to sufficiently reduce the foregoing capacitance, the organic film is about 1.5  $\mu\text{m}$  thick or even thicker.

The first part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for the transparency and accountability of the organization. The second part outlines the procedures for handling financial data, including the collection, analysis, and reporting of information. It also addresses the need for regular audits to ensure the integrity of the financial statements. The third part focuses on the management of resources, highlighting the importance of efficient allocation and the use of available funds to achieve the organization's goals. Finally, the document concludes with a summary of the key points and a call to action for all stakeholders to work together to ensure the success of the organization.





したがら、犯罪を  
て、必要がある  
な。犯罪、犯罪  
て、必要がある  
な。犯罪、犯罪

[illegible][illegible][illegible][illegible][illegible][illegible][illegible]

【00013】(30)4の実例が、  
例に示す通りである。

【00014】ここで、図1  
と図2向に於けるクォータの

[illegible][illegible]

【0050】また、上述した実施形態では説明しなかったが、チャネル領域を覆う電極は、接触したり、または対向電極に接続してもよく、このようにしても同様の効果を得られるのは言うまでもない。

【0051】また、本発明は、上述した各実施形態において用いる逆スタガー型T型Tに隔らず、スタガー型T型Tにも適用できることはもちろんである。

〔0052〕また、上記各実施形態では半導体層の全域がチャネル領域である特許トランジスタの場合に適用して、半導体層の一部がチャネル領域である特許トランジスタに対しては適用でき、その場合にもチャネル領域を覆うように所望の電極を形成することができる。

を適当な大きさで形成すればよい。

【0053】

上に形成された面は電極や別の電極で覆われるので、TFT-LED通電動作時のOFD特性の変化を小さくすることができ、これにより寿命を長くすることが可能になり、また、OFD特性に大幅なマージンを持つとともに高い信頼性を確保することができる。よって、OFD特性の不足を補償することによって、

れに伴う「かすみ現象」の発生を防止でき、液晶品位の向上が図れる。また、TFTのチャネル領域を覆う電極に金層を用いると、TFTのチャネル領域への光漏れを防止でき、加えて画素電極の周縁部をグレート配線およびヒューズ配線の少なくとも一部とオーバーラップさせる。

【図9】の構造を説明

基礎をボイ平面図である。  
 【図2】図1のアクティブマトリクス基板のT+T部分をボイ平面図である。  
 【図3】図1のアクティブマトリクス基板のA-A'線に付った断面図である。

【図4】第2の実施形態におけるアクティブマトリクス基体のTFT部分を示す平面図である。


【図5】第2の実施形態におけるアクティブマトリクス基体における、図3と同様の部分を示す断面図である。

【図6】第3の実施形態におけるアクティブマトリクス


基盤の「T」部分を示す平面図である。

100


【図1】




【図2】




【図4】




【図10】




【図6】




【図3】




【図8】




【図7】




【図5】




【図10】



【図14】




【図9】




フロントページの続き

(12)発明者 片山 幹雄  
大阪府八尾市阿倍野区長瀬町22番2号  
ヤープ株式会社内

【図11】



【図13】



【図15】

